If you are here because of my CV or coverletter, you might be interested in my portfolio.
Click the button below to view my projects or alternatively, view my skills.
I am a Masters student recently graduated in ”Information and Communication Engineering” course at TU Darmstadt,Germany. I have a final grade of 1.78 in my Masters with a Thesis focusing on Analog CMOS design. Since I have finished my degree, I am currently looking for new opportunities and am available immediately. I have a varied hardware/ software development experience, I enjoy coding and solving difficult challenges.
You can download pdf versions of my CV from the Downloads bar on the top Menu. For questions or feedback, feel free to contact me using Contacts page (Linkedin preferred).
M.Sc in Information and Communication Engineering, 2016 - 2018
Technische Universität Darmstadt, Germany
BE in Electronics and Communication Engineering, 2009 - 2013
Visvesvaraya Technological University, India
Skills and Tools that I have learned and used
Programming language used: Python, C Tools Used: Eclipce CDT, Eagle, STM CubeMX, QT Designer
Responsibilities include:
Programming language used: Python
Responsibilities include:
Worked as a contractor from Tessolve Semiconductors, India
Development of test environment for each device
Co-ordinate with ATE Engineers to ensure valid test and characterization
Develop new techniques to streamline characterization process
Python application that can generate job application coverletters based on templates. PDF (using latex) or text can be compiled. Each project can also be saved for reference later or further editing. Visit github link for more details.
I wrote this python program as a solver for a game of cows and bulls which broke out between friends during a particularly boring train ride. The Wrapper GUI is written in PyQt and designed using QT designer. All processing is done in python.
This thesis details the design and implementation of a digitally controllable sine wave oscillator which can generate frequencies in the range of 0.7 to 2.7 GHz with an output power of -20 dBm across 50 Ω load.
The purpose of this lab is to implement a THUMB processor with multiple pipeline stages that executes the given C-programs assembled for the ARM THUMB instruction set in Verilog. This processor features a 5 stage pipeline,hazard detection and dataforwarding.The CPU runs at a maximum frequency of 2.857 GHz.